Author of the publication

A 2.5-V 10-b 120-MSample/s CMOS pipelined ADC based on merged-capacitor switching.

, , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (5): 269-275 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 3.0 V 72mW 10b 100 MSample/s Nyquist-rate CMOS pipelined ADC in 0.54 mm2., , , and . ISCAS, IEEE, (2006)A switched-capacitor power amplifier for EER/polar transmitters., , , and . ISSCC, page 428-430. IEEE, (2011)A 3.0V 12b 120 Msample/s CMOS pipelined ADC., , , , and . ISCAS, IEEE, (2006)Towards greener wireless transmission: Efficient power amplifier design., , , and . IGCC, page 1-4. IEEE Computer Society, (2011)24.4 A Watt-Level Multimode Multi-Efficiency-Peak Digital Polar Power Amplifier with Linear Single-Supply Class-G Technique., , and . ISSCC, page 368-370. IEEE, (2020)A 15mW 0.2mm2 50MS/s ADC with wide input range., , , , , , and . ISSCC, page 842-851. IEEE, (2006)A 2.5-V 10-b 120-MSample/s CMOS pipelined ADC based on merged-capacitor switching., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (5): 269-275 (2004)Acquisition-time minimization and merged-capacitor switching techniques for sampling-rate and resolution improvement of CMOS ADCs., , , and . ISCAS, page 451-454. IEEE, (2000)A 12b 50 MHz 3.3V CMOS acquisition time minimized A/D converter., , , , and . ASP-DAC, page 613-616. ACM, (2000)10.7 A 0.26mm2 DPD-Less Quadrature Digital Transmitter With 30dB Pout Range in 65nm CMOS., , , , and . ISSCC, page 184-186. IEEE, (2020)