( en | de | ru )

 

Disambiguation of "Siripokarpirom, Rawat"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware-Assisted Simulation and Evaluation of IP Cores Using FPGA-Based Rapid Prototyping Boards.

, and . IEEE International Workshop on Rapid System Prototyping, page 96-102. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rawat Siripokarpirom

Anuj Rawat

Vijay Pal Singh Rawat

 

Other publications of authors with the same name

Distribution of Bitstream-Level IP Cores for Functional Evaluation Using FPGAs.. FPL, volume 3203 of Lecture Notes in Computer Science, page 700-709. Springer, (2004)Hardware-Assisted Simulation and Evaluation of IP Cores Using FPGA-Based Rapid Prototyping Boards., and . IEEE International Workshop on Rapid System Prototyping, page 96-102. IEEE Computer Society, (2004)A Run-Time Reconfigurable Hardware Infrastructure for IP-Core Evaluation and Test.. FPL, page 505-508. IEEE, (2005)Platform Development for Run-Time Reconfigurable Co-Emulation.. IEEE International Workshop on Rapid System Prototyping, page 179-185. IEEE Computer Society, (2006)