( en | de | ru )

 

Disambiguation of "Brayton, Robert K."

Author of the publication

copydeleteadd this publication to your clipboard
A Unified Approach to Language Containment and Fair CTL Model Checking.

, , , and . DAC, page 475-481. ACM Press, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Robert K Müller

Robert K Saam

Robert K Müller

Robert K Dudler

Robert K G Köhler

 

Other publications of authors with the same name

DAG-aware AIG rewriting a fresh look at combinational logic synthesis., , and . DAC, page 532-535. ACM, (2006)River PLAs: a regular circuit structure., and . DAC, page 201-206. ACM, (2002)Generalized cofactoring for logic function evaluation., , and . DAC, page 155-158. ACM, (2003)Timed Boolean functions - a unified formalism for exact timing analysis., and . The Kluwer international series in engineering and computer science Kluwer, (1994)Component-Based Design by Solving Language Equations., , , , and . Proc. IEEE, 103 (11): 2152-2167 (2015)A new algorithm for the largest compositionally progressive solution of synchronous language equations., , , , and . ACM Great Lakes Symposium on VLSI, page 441-444. ACM, (2007)Explicit and implicit algorithms for binate covering problems., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 677-691 (1997)Theory of safe replacements for sequential circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 249-265 (2001)NSF Workshop on EDA: Past, Present, and Future (Part 1)., and . IEEE Des. Test Comput., 27 (2): 68-74 (2010)Solving the State Assignment Problem for Signal Transition Graphs., , , and . DAC, page 568-572. IEEE Computer Society Press, (1992)