( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
New Reconfiguration Algorithm for Degradable VLSI Arrays.

, , и . APCCAS, стр. 1152-1155. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Srikanthan, Thambipillai
add a person with the name Srikanthan, Thambipillai
 

Другие публикации лиц с тем же именем

Instruction set customization for area-constrained FPGA designs., , , и . SoCC, стр. 329-334. IEEE, (2011)Preprocessing technique for accelerating reconfiguration of degradable VLSI arrays., , , и . ISCAS, стр. 2424-2427. IEEE, (2013)Partial rerouting algorithm for reconfigurable VLSI arrays., и . ISCAS (5), стр. 641-644. IEEE, (2003)Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits., , и . ISCAS, стр. 2628-2631. IEEE, (2014)Low-complexity pruning for accelerating corner detection., , , и . ISCAS, стр. 1684-1687. IEEE, (2012)A Hardware Efficient Technique for Rapid Lumen Segmentation from Endoscopic Images., , и . JCIS, стр. 716-719. JCIS / Association for Intelligent Machinery, Inc., (2002)Efficient algorithm for functional scheduling in hardware/software co-design., , и . FPT, стр. 65-72. IEEE, (2006)Efficient management of custom instructions for run-time reconfigurable instruction set processors., , и . FPT, стр. 261-264. IEEE, (2006)An Iterative Technique for Runtime Efficient Hardware-Software Partitioning., , , , и . FPT, стр. 403-406. IEEE, (2019)Online Map-Matching of Noisy and Sparse Location Data With Hidden Markov and Route Choice Models., и . IEEE Trans. Intell. Transp. Syst., 18 (9): 2423-2434 (2017)