Author of the publication

Mechanical strain and temperature aware design methodology for thin-film transistor based pseudo-CMOS logic array.

, , , , , , , and . ASP-DAC, page 645-650. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Flexible Circuits and Systems for Smart Biomedical Applications.. VLSI-DAT, page 1. IEEE, (2019)A Hierarchical Approach for Incremental Floorplan Based on Genetic Algorithms., , , and . ICNC (3), volume 3612 of Lecture Notes in Computer Science, page 219-224. Springer, (2005)Accurate temperature-dependent integrated circuit leakage power estimation is easy., , , and . DATE, page 1526-1531. EDA Consortium, San Jose, CA, USA, (2007)SPaC: a segment-based parallel compression for backup acceleration in nonvolatile processors., , , and . DATE, page 865-868. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Utilizing voltage-frequency islands in C-to-RTL synthesis for streaming applications., , , , and . DATE, page 992-995. EDA Consortium San Jose, CA, USA / ACM DL, (2013)STICKER-IM: A 65 nm Computing-in-Memory NN Processor Using Block-Wise Sparsity Optimization and Inter/Intra-Macro Data Reuse., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 57 (8): 2560-2573 (2022)Self-powered wearable sensor node: Challenges and opportunities., , , , , and . CASES, page 189. IEEE, (2015)Circuit design for beyond von Neumann applications using emerging memory: From nonvolatile logics to neuromorphic computing., , , , , , , , , and . ISQED, page 23-28. IEEE, (2017)Evaluation of Tunable Data Compression in Energy-Aware Wireless Sensor Networks., , , and . Sensors, 10 (4): 3195-3217 (2010)A 28nm 1.07TFLOPS/mm2 Dynamic-Precision Training Processor with Online Dynamic Execution and Multi- Level-Aligned Block-FP Processing., , , , , , , and . CICC, page 1-2. IEEE, (2023)