( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Address Register Assignment for Reducing Code Size.

, , , и . CC, том 2622 из Lecture Notes in Computer Science, стр. 273-289. Springer, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Melih Kandemir

Judith Kandemir

Yasemin Kandemir

Bahadir Kandemir

Mahmut Kara

 

Другие публикации лиц с тем же именем

Using Task Recomputation During Application Mapping in Parallel Embedded Architectures., , и . CDES, стр. 29-35. CSREA Press, (2006)Energy-Aware Code Replication for Improving Reliability in Embedded Chip Multiprocessors., , , и . SoCC, стр. 77-78. IEEE, (2006)The design and use of simplepower: a cycle-accurate energy estimation tool., , , и . DAC, стр. 340-345. ACM, (2000)Hybrid-comp: A criticality-aware compressed last-level cache., , , и . ISQED, стр. 25-30. IEEE, (2018)A compiler approach for reducing data cache energy., , , и . ICS, стр. 76-85. ACM, (2003)A Compiler Algorithm for Optimizing Locality in Loop Nests., , и . International Conference on Supercomputing, стр. 269-276. ACM, (1997)Optimising power efficiency in trace cache fetch unit., , , и . IET Comput. Digit. Tech., 1 (4): 334-348 (2007)Multiverse: Dynamic VM Provisioning for Virtualized High Performance Computing Clusters., , , , , и . CCGRID, стр. 131-141. IEEE, (2020)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , и . ICCAD, стр. 1-8. IEEE, (2017)Selective Caching: Avoiding Performance Valleys in Massively Parallel Architectures., , и . PDP, стр. 290-298. IEEE, (2020)