( en | de | ru )

 

Disambiguation of "Zhang, Chunyuan"

Author of the publication

copydeleteadd this publication to your clipboard
Application-Oriented Network Scheduling With Metaflow.

, , , and . IEEE Access, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chunyuan Chi

Zhang Zhang

Meng Zhang

Methods and implementations of road-network matching. TU München, (2009)

Zhiqiang Zhang

Hong Zhang

 

Other publications of authors with the same name

Improving Performance of GPU Specific OpenCL Program on CPUs., , , , , and . PDCAT, page 356-360. IEEE, (2012)QoS-aware on-demand channel width adaptation protocols for multi-radio ad-hoc networks., , and . WCNC, page 1898-1903. IEEE, (2009)On the GPU Performance of 3D Stencil Computations Implemented in OpenCL., , , , and . ISC, volume 7905 of Lecture Notes in Computer Science, page 125-135. Springer, (2013)A Parallel Reed-Solomon Decoder on the Imagine Stream Processor., , , , and . ISPA, volume 3358 of Lecture Notes in Computer Science, page 28-33. Springer, (2004)Efficient Broadcasting in Multi-radio Multi-channel and Multi-hop Wireless Networks Based on Self-pruning., , , and . HPCC, volume 4782 of Lecture Notes in Computer Science, page 484-495. Springer, (2007)Importance Measure Method for Dynamic Fault Tree Based on Isomorphic Node., , , and . ICICA (LNCS), volume 6377 of Lecture Notes in Computer Science, page 9-16. Springer, (2010)Broadcasting in Multi-Radio Multi-Channel and Multi-Hop Wireless Networks., , and . MMNS, volume 4787 of Lecture Notes in Computer Science, page 101-112. Springer, (2007)Scalable FPGA-based Architecture for High-Performance Per-Flow Traffic Measurement., , , , and . FPGA, page 315. ACM, (2020)Towards a Uniform Architecture for the Efficient Implementation of 2D and 3D Deconvolutional Neural Networks on FPGAs., , , and . ISCAS, page 1-5. IEEE, (2019)Automatic mapping and code optimization for OpenCL kernels on FT-matrix architecture (WIP paper)., , , , and . LCTES, page 37-41. ACM, (2021)