( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
32 GHz 6.5 mW Gate-Level-Pipelined 4-Bit Processor using Superconductor Single-Flux-Quantum Logic.

, , , , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Koji Kameo

Koji Onoda

Koji Ota

Tomoko Kojima

Heide Inoue

 

Другие публикации лиц с тем же именем

An integrated optical parallel adder as a first step towards light speed data processing., , , , и . ISOCC, стр. 123-124. IEEE, (2016)SMYLE Project: Toward high-performance, low-power computing on manycore-processor SoCs.. ASP-DAC, стр. 558-560. IEEE, (2013)Task mapping techniques for embedded many-core SoCs., , , , , и . ISOCC, стр. 204-207. IEEE, (2012)Annotation and analysis of listener's engagement based on multi-modal behaviors., , , , и . MA3HMI@ICMI, стр. 25-32. ACM, (2016)Design space exploration for a coarse grain accelerator., , , , и . ASP-DAC, стр. 685-690. IEEE, (2008)Custom Instruction Generation Using Temporal Partitioning Techniques for a Reconfigurable Functional Unit., , , , , и . EUC, том 4096 из Lecture Notes in Computer Science, стр. 722-731. Springer, (2006)An Integrated Temporal Partitioning and Mapping Framework for Handling Custom Instructions on a Reconfigurable Functional Unit., , , , , и . Asia-Pacific Computer Systems Architecture Conference, том 4186 из Lecture Notes in Computer Science, стр. 219-230. Springer, (2006)Energy Efficient Runahead Execution on a Tightly Coupled Heterogeneous Core., , и . HPC Asia, стр. 207-216. ACM, (2020)Design and Analysis of a Nano-photonic Processing Unit for Low-Latency Recurrent Neural Network Applications., , и . MCSoC, стр. 321-329. IEEE, (2022)Register File Energy Reduction by Operand Data Reuse., , и . PATMOS, том 2451 из Lecture Notes in Computer Science, стр. 278-288. Springer, (2002)