Author of the publication

Prefetch throttling and data pinning for improving performance of shared caches.

, , , and . SC, page 59. IEEE/ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Energy-Aware Code Replication for Improving Reliability in Embedded Chip Multiprocessors., , , and . SoCC, page 77-78. IEEE, (2006)The design and use of simplepower: a cycle-accurate energy estimation tool., , , and . DAC, page 340-345. ACM, (2000)Hybrid-comp: A criticality-aware compressed last-level cache., , , and . ISQED, page 25-30. IEEE, (2018)Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression., , and . CODES+ISSS, page 87-92. ACM, (2005)A helper thread based dynamic cache partitioning scheme for multithreaded applications., , and . DAC, page 954-959. ACM, (2011)Locality-conscious workload assignment for array-based computations in MPSOC architectures., and . DAC, page 95-100. ACM, (2005)Reuse distance based performance modeling and workload mapping., , and . Conf. Computing Frontiers, page 193-202. ACM, (2012)Verifiable annotations for embedded java environments., and . CASES, page 105-114. ACM, (2005)A Compiler Algorithm for Optimizing Locality in Loop Nests., , and . International Conference on Supercomputing, page 269-276. ACM, (1997)Soft error and energy consumption interactions: a data cache perspective., , , , and . ISLPED, page 132-137. ACM, (2004)