Author of the publication

Robust Near-Threshold Design With Fine-Grained Performance Tunability.

, and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (8): 1815-1825 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

At-Speed Distributed Functional Testing to Detect Logic and Delay Faults in NoCs., , and . IEEE Trans. Computers, 63 (3): 703-717 (2014)De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs., , , and . DATE, page 1370-1373. ACM, (2008)Generating RTL Synthesizable Code from Behavioral Testbenches for Hardware-Accelerated Verification., , and . DSD, page 714-720. IEEE Computer Society, (2008)ReliNoC: A reliable network for priority-based on-chip communication., , and . DATE, page 667-672. IEEE, (2011)A resilient architecture for low latency communication in shared-L1 processor clusters., , and . DATE, page 887-892. IEEE, (2012)Reliable network-on-chip based on generalized de Bruijn graph., , , and . HLDVT, page 3-10. IEEE Computer Society, (2007)Automatic synthesis of near-threshold circuits with fine-grained performance tunability., , , , and . ISLPED, page 401-406. ACM, (2010)On-Chip Verification of NoCs Using Assertion Processors., , , , and . DSD, page 535-538. IEEE Computer Society, (2007)Functional Test-Case Generation by a Control Transaction Graph for TLM Verification., , and . DSD, page 157-164. IEEE Computer Society, (2007)A tightly-coupled multi-core cluster with shared-memory HW accelerators., , , , , and . ICSAMOS, page 96-103. IEEE, (2012)