Author of the publication

A dynamic calibration scheme for on-chip process and temperature variations.

, , and . ISCAS, page 2047-2050. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-power all-digital manchester-encoding-based high-speed serdes transceiver for on-chip networks., , , and . ISCAS, page 2752-2755. IEEE, (2014)Optimum positioning of interleaved repeaters In bidirectional buses., and . DAC, page 586-591. ACM, (2003)Pyramidal Neuron Architectures for AcceleratingDeep Neural Networks on FPGA., , and . AHS, page 104-111. IEEE, (2018)Reducing the Data Switching Activity on Serial Link Buses., , , and . ISQED, page 425-432. IEEE Computer Society, (2006)Structure optimization for efficient AlN piezoelectric energy harvesters., , , , and . ICECS, page 527-530. IEEE, (2015)A Skewed Repeater Bus Architecture for On-Chip Energy Reduction in Microprocessors., , , , , , , and . ICCD, page 253-257. IEEE Computer Society, (2005)A variation tolerant driving technique for all-digital self-timed 3-level signaling high-speed SerDes transceivers for on-chip networks., , , and . ISCAS, page 1520-1523. IEEE, (2014)Low power coupling-based encoding for on-chip buses., and . ISCAS (2), page 325-328. IEEE, (2004)A dynamic calibration scheme for on-chip process and temperature variations., , and . ISCAS, page 2047-2050. IEEE, (2011)2T2M memristor-based memory cell for higher stability RRAM modules., , and . ISCAS, page 1418-1421. IEEE, (2015)