( en | de | ru )

 

Disambiguation of "Alves, Marco Antonio Zanata"

Author of the publication

copydeleteadd this publication to your clipboard
Using Memory Access Traces to Map Threads and Data on Hierarchical Multi-core Platforms.

, , , , , and . IPDPS Workshops, page 551-558. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Marco Antonio Mirata

Marco Antonio Delpiano

Marco Antonio Chavarria Fabila

Marco Antonio Saraiva Marzo

Giuseppe Antonio Di Marco

 

Other publications of authors with the same name

Evaluating Cache Line Behavior Predictors for Energy Efficient Processors., , and . WSCAD (Selected Papers), volume 1171 of Communications in Computer and Information Science, page 185-197. Springer, (2018)Efficient Prequential AUC-PR Computation., , , and . ICMLA, page 2222-2227. IEEE, (2023)Comparison of Different Adaptable Cache Bypassing Approaches., , and . SBESC, page 1-8. IEEE, (2022)Using Memory Access Traces to Map Threads and Data on Hierarchical Multi-core Platforms., , , , , and . IPDPS Workshops, page 551-558. IEEE, (2011)An Elastic Multi-Core Allocation Mechanism for Database Systems., , , and . ICDE, page 473-484. IEEE Computer Society, (2018)AntiViruses under the microscope: A hands-on perspective., , , , , , and . Comput. Secur., (2022)Near-Memory & In-Memory Detection of Fileless Malware., , and . MEMSYS, page 23-38. ACM, (2020)Towards the Overcome of Performance Pitfalls in Data Stream Mining Tools., , and . IJCNN, page 1-6. IEEE, (2021)Impact of Parallel Workloads on NoC Architecture Design., , , and . PDP, page 551-555. IEEE Computer Society, (2010)On the performance limits of thread placement for array databases in non-uniform memory architectures., , and . Computing, 105 (5): 1059-1075 (May 2023)