( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
4K 120fps HEVC Temporal Scalable Encoder with Super Low Delay.

, , , , , и . ICECS, стр. 410-413. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Iwasaki, Hiroe
add a person with the name Iwasaki, Hiroe
 

Другие публикации лиц с тем же именем

A 1.1 W single-chip MPEG-2 HDTV codec LSI for embedding in consumer-oriented mobile codec systems., , , , , , , , , и . CICC, стр. 177-180. IEEE, (2003)A Single-Chip 4K 60-fps 4: 2: 2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K., , , , , , , , , и 3 other автор(ы). IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 1930-1938 (2018)A Low-Latency 4K HEVC Multi-Channel Encoding System with Content-Aware Bitrate Control for Live Streaming., , , , , , и . IEICE Trans. Inf. Syst., 106 (1): 46-57 (2023)A Low Power Motion Estimation Engine with Adaptive Bit-Shifted SAD Calculation., , , , и . ISCAS, стр. 1-5. IEEE, (2019)Single-chip 4K 60fps 4: 2: 2 HEVC video encoder LSI with 8K scalability., , , , , , , , , и 5 other автор(ы). VLSIC, стр. 54-. IEEE, (2015)An HEVC real-time encoding system with high quality HDR color representations., , , , , , и . ICCE, стр. 1-2. IEEE, (2018)MVC real-time video encoder for full-HDTV 3D video., , , , , , , , , и 2 other автор(ы). ICCE, стр. 166-167. IEEE, (2012)Advanced concurrent design environment for multimedia system LSIs., , , , и . Syst. Comput. Jpn., 33 (14): 72-80 (2002)OpenCL-Based Design of an FPGA Accelerator for H.266/VVC Transform and Quantization., , , , , , , и . MWSCAS, стр. 1-4. IEEE, (2022)Low Delay 4K 120fps HEVC Decoder with Parallel Processing Architecture., , , , , , , и . COOL CHIPS, стр. 1-3. IEEE, (2019)