( en | de | ru )

 

Disambiguation of "Hübner, Michael"

Author of the publication

copydeleteadd this publication to your clipboard
Design and Open Source Implementation of a Reconfigurable Hardware Model Predicitive Controller Using Online Optimization.

, , , and . DASIP, page 1-6. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Michael Hübner

Michael Hübner

Michael Hübner

Michael Hübner

Michael Hübner

 

Other publications of authors with the same name

Accelerating Fixed-Point Simulations Using Width Reconfigurable Hardware Architectures., and . FPL, page 275-276. IEEE, (2021)Investigating Floating-Point Implementations in a Softcore GPU under Radiation-Induced Faults., , , , , , and . ICECS, page 1-4. IEEE, (2020)Accelerating Convolutional Neural Networks in FPGA-based SoCs using a Soft-Core GPU., , , and . ARC, volume 12700 of Lecture Notes in Computer Science, page 275-284. Springer, (2021)Precise Navigation of Small Agricultural Robots in Sensitive Areas with a Smart Plant Camera., , and . J. Imaging, 1 (1): 115-133 (2015)Run-time Hardware Reconfiguration of Functional Units to Support Mixed-Critical Applications., , , , and . LATS, page 1-6. IEEE, (2020)A high-level analysis of a multi-core vision processor using SystemC and TLM2.0., and . ReConFig, page 1-6. IEEE, (2014)Automatic Toolflow for VCGRA Generation to Enable CGRA Evaluation for Arithmetic Algorithms., , , , and . ARC, volume 11444 of Lecture Notes in Computer Science, page 277-291. Springer, (2019)A Modular Software Library for Effective High Level Synthesis of Convolutional Neural Networks., , , and . ARC, volume 12083 of Lecture Notes in Computer Science, page 211-220. Springer, (2020)The value of FPGAs as reconfigurable hardware enabling Cyber-Physical Systems., , , and . ETFA, page 1-8. IEEE, (2015)RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip., , , , , , , , , and 3 other author(s). SoC, page 110-113. IEEE, (2009)