( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An architecture-aware routing optimization via satisfiabilty for hierarchical FPGA.

, , , и . CSCWD, стр. 701-706. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jian Bian

Shan Bian

Xin Bian

Shun Bian

Ning Bian

 

Другие публикации лиц с тем же именем

Global density smoothing technique for analytical placement algorithm., , , и . CAD/Graphics, стр. 389-393. IEEE, (2009)An architecture-aware routing optimization via satisfiabilty for hierarchical FPGA., , , и . CSCWD, стр. 701-706. IEEE, (2010)A fast recursive detailed routing algorithm for hierarchical FPGAs., , , и . CSCWD, стр. 91-96. IEEE, (2011)Instruction-level hardware/software partition through DFG exploration., и . CSCWD, стр. 55-60. IEEE, (2011)System-level architectural exploration using allocation-on-demand technique., , и . ASP-DAC, стр. 1296-1298. ACM Press, (2005)Cooperation of SMV and Jeda for the property checking of mixed control and data intensive designs., , и . CSCWD (2), стр. 1024-1028. IEEE Computer Society, (2005)1-84600-002-5.MacroMap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation., , , , , и . FPL, стр. 559-562. IEEE, (2008)A Heterogeneous Dependency Graph as Intermediate Representation for Instruction Set Customization., , и . JCIS, Atlantis Press, (2006)Interconnect delay optimization via high level re-synthesis after floorplanning., , и . ISCAS (6), стр. 5641-5644. IEEE, (2005)Peeling algorithm for custom instruction identification., и . APCCAS, стр. 720-723. IEEE, (2010)