( en | de | ru )

 

Disambiguation of "Paasio, Ari"

Author of the publication

copydeleteadd this publication to your clipboard
An 8times 8 Cell Analog Order-Statistic-Filter Array With Asynchronous Grayscale Morphology in 0.13-muhboxm CMOS.

, and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (8): 1541-1553 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ari Pouttu

Ari Rosenblatt

Krunoslav ari

Nurtaç Ari

Ari Ugarte

 

Other publications of authors with the same name

High density VLSI implementation of a bipolar CNN with reduced programmability., , , and . ISCAS (3), page 21-24. IEEE, (2004)CMOS Implementation of Associative Memory Using Cellular Neural Network Having Adjustable Template Coefficients., , and . ISCAS, page 487-490. IEEE, (1994)An 8times 8 Cell Analog Order-Statistic-Filter Array With Asynchronous Grayscale Morphology in 0.13-muhboxm CMOS., and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (8): 1541-1553 (2009)Mixed-signal baseband processing chain for a MB-OFDM receiver., , , , , and . ICECS, page 470-473. IEEE, (2008)CNN shape segmentation advantages in MPEG-4 simple profile encoding., , and . ISSPA (2), page 117-120. IEEE, (2003)0-7803-7946-2.Local memory and logic arrangement for ultra-low power array processors.. ISCAS, page 1-4. IEEE, (2017)On the Spatial Distribution of Local Non-parametric Facial Shape Descriptors., , and . SCIA, volume 5575 of Lecture Notes in Computer Science, page 351-358. Springer, (2009)Comparison of 130 nm technology 6T and 8T SRAM cell designs for Near-Threshold operation., , and . MWSCAS, page 925-928. IEEE, (2014)Relating Cellular Non-linear Networks to Threshold Logic and Single Instruction Multiple Data computing models., , , , and . ECCTD, page 92-95. IEEE, (2007)A ranked order filter implementation for parallel analog processing., and . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (5): 974-987 (2004)