Author of the publication

Hierarchical approach to exact symbolic analysis of large analog circuits.

, , and . DAC, page 860-863. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Battery state of charge estimation using adaptive subspace identification method., , , , , and . ASICON, page 91-94. IEEE, (2011)Fast stress analysis for runtime reliability enhancement of 3D IC using artificial neural network., , and . ISQED, page 173-178. IEEE, (2016)An efficient statistical chip-level total power estimation method considering process variations with spatial correlation., , and . ISQED, page 671-676. IEEE, (2011)DeMOR: decentralized model order reduction of linear networks with massive ports., , , , and . DAC, page 409-414. ACM, (2008)SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits., , , and . DAC, page 158-161. IEEE, (2007)Compact nonlinear thermal modeling of packaged integrated systems., , , , and . ASP-DAC, page 157-162. IEEE, (2013)GPU-accelerated parallel Monte Carlo analysis of analog circuits by hierarchical graph-based solver., and . ASP-DAC, page 719-724. IEEE, (2015)Symbolic nodal analysis of analog integrated circuits using pathological elements., , and . NEWCAS, page 161-164. IEEE, (2012)Lifetime optimization for real-time embedded systems considering electromigration effects., , , , , and . ICCAD, page 434-439. IEEE, (2014)Partitioning-based decoupling capacitor budgeting via sequence of linear programming., , , and . Integr., 40 (4): 516-524 (2007)