From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A new receiver architecture for multiple-antenna systems., и . CICC, стр. 357-360. IEEE, (2005)Problem of timing mismatch in interleaved ADCs.. CICC, стр. 1-8. IEEE, (2012)Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems., и . DAC, стр. 121-126. ACM, (2001)A 12-bit 200-MS/s 3.4-mW CMOS ADC with 0.85-V supply., , и . VLSIC, стр. 66-. IEEE, (2015)A Harmonic-Rejecting CMOS LNA for Broadband Radios., и . IEEE J. Solid State Circuits, 48 (4): 1072-1084 (2013)An 8-bit 150-MHz CMOS A/D converter., и . IEEE J. Solid State Circuits, 35 (3): 308-317 (2000)A 2-GHz, 6-mW BiCMOS frequency synthesizer., и . IEEE J. Solid State Circuits, 30 (12): 1457-1462 (декабря 1995)A 60GHz CMOS Receiver Using a 30GHz LO., и . ISSCC, стр. 190-191. IEEE, (2008)A 10b 500MHz 55mW CMOS ADC., и . ISSCC, стр. 84-85. IEEE, (2009)A 14 µM × 26 µM 20-GB/S 3-MW CDR Circuit with High Jitter Tolerance., , и . VLSI Circuits, стр. 271-272. IEEE, (2018)