( en | de | ru )

 

Disambiguation of "Xie, Yuan"

Author of the publication

copydeleteadd this publication to your clipboard
Variation Impact on SER of Combinational Circuits.

, , , , , and . ISQED, page 911-916. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yangpei Xie

Jian Xie

Mingliang Xie

Qian Xie

Zhenwei Xie

 

Other publications of authors with the same name

NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era., , and . DAC, page 160:1-160:6. ACM, (2014)GraphIA: an in-situ accelerator for large-scale graph processing., , , , and . MEMSYS, page 79-84. ACM, (2018)OpSparse: A Highly Optimized Framework for Sparse General Matrix Multiplication on GPUs., , , , , , and . IEEE Access, (2022)NMTSim: Transaction-Command Based Simulator for New Memory Technology Devices., , , , , and . IEEE Comput. Archit. Lett., 19 (1): 76-79 (2020)Self-Sensing Origami-Inspired Soft Twisting Actuators and Its Application in Soft Robots., , , , , , and . IEEE Robotics Autom. Lett., 9 (2): 1404-1411 (February 2024)MPU: Memory-centric SIMT Processor via In-DRAM Near-bank Computing., , , , , and . ACM Trans. Archit. Code Optim., 20 (3): 40:1-40:26 (September 2023)Hardware-Enabled Efficient Data Processing With Tensor-Train Decomposition., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (2): 372-385 (2022)System-level design space exploration for three-dimensional (3D) SoCs., , , and . CODES+ISSS, page 385-388. ACM, (2011)Efficient region-aware P/G TSV planning for 3D ICs., , , , , and . ISQED, page 171-178. IEEE, (2014)Die Stacking Is Happening, , and . IEEE Micro, 38 (1): 22--28 (2018)