( en | de | ru )

 

Disambiguation of "Uzawa, Hiroyuki"

Author of the publication

copydeleteadd this publication to your clipboard
Practical Mobile-DBA Scheme Considering Data Arrival Period for 5G Mobile Fronthaul with TDM-PON.

, , , , , , , , and . ECOC, page 1-3. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroyuki Tan

Hiroyuki Kobayashi

Kazuhiko Uzawa

Hiroyuki Okamuro

Hiroyuki Takada

 

Other publications of authors with the same name

Energy-Efficient Frame-Buffer Architecture and It's Control Schemes for ONU Power Reduction., , , , , and . GLOBECOM, page 1-5. IEEE, (2011)Predictive Bandwidth Allocation Scheme With Traffic Pattern and Fluctuation Tracking for TDM-PON-Based Mobile Fronthaul., , , , , and . IEEE J. Sel. Areas Commun., 36 (11): 2508-2517 (2018)Coordinating energy-efficient CPEs on IEEE 1904.1 compliant systems Via ONU for enhanced power savings: Proposal and demonstration., , , , , , and . ICC, page 4294-4299. IEEE, (2014)A Power Reduction Scheme with Partial Sleep Control of ONU Frame Buffer in Operation., , and . IEICE Trans. Commun., 104-B (5): 481-489 (2021)Disaggregation of Time-Critical Applications in Flexible Access System Architecture Invited., , , , , , and . JOCN, 11 (1): A33-A39 (2019)In-Service Software Updating without Packet Loss for a Time-Critical Function on Optical Access Network System., , , , , and . OFC, page 1-3. IEEE, (2019)Traffic Monitoring System for 100-Gbps Virtualized Optical Networks., , , , , , and . OFC, page 1-3. IEEE, (2022)FPGA-Based Network Microburst Analysis System with Flow Specification and Efficient Packet Capturing., , , , , and . ASAP, page 29-32. IEEE, (2020)High-speed radio-resource scheduling for 5G ultra-high-density distributed antenna systems., , , and . WCSP, page 1-5. IEEE, (2016)Wire-speed verification schemes for HW/SW design of 10-Gbit/s-class large-scale NW SoC using multiple FPGAs., , , , , and . FPL, page 639-642. IEEE, (2012)