Author of the publication

A novel 32-bit scalable multiplier architecture.

, , and . ACM Great Lakes Symposium on VLSI, page 241-244. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low power 8T SRAM using 32nm independent gate FinFET technology., , and . SoCC, page 247-250. IEEE, (2008)A fast and precise interconnect capacitive coupling noise model., and . ISCAS (2), page 873-876. IEEE, (2004)A quarter-rate 3-tap DFE for 4Gbps data rate with switched-capapctiors based 1st speculative tap., and . ISOCC, page 244-245. IEEE, (2017)8Gb/s capacitive low power and high speed 4-PWAM transceiver design., , and . ACM Great Lakes Symposium on VLSI, page 33-38. ACM, (2010)A low stand-by power start-up circuit for SMPS PWM controller., and . ACM Great Lakes Symposium on VLSI, page 251-254. ACM, (2012)A novel mixed-signal self-calibration technique for baseband filters in systems-on-chip mobile transceivers., and . ACM Great Lakes Symposium on VLSI, page 311-316. ACM, (2014)An area efficient low power high speed S-Box implementation using power-gated PLA., and . ACM Great Lakes Symposium on VLSI, page 93-94. ACM, (2014)Guest Editors' Introduction: Clockless VLSI Systems., , and . IEEE Des. Test Comput., 20 (6): 5-8 (2003)ProSight PTM 2.0: improved protein identification and characterization for top down mass spectrometry., , , , , , , , , and . Nucleic Acids Res., 35 (Web-Server-Issue): 701-706 (2007)Modeling and design of a nanoscale memory cell for hardening to a single event with multiple node upset., , and . ICCD, page 320-325. IEEE Computer Society, (2011)