Author of the publication

Power-efficient amplifier frequency compensation for continuous-time delta-sigma modulators.

, , and . MWSCAS, page 562-565. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Redundancy in SAR ADCs., , and . ACM Great Lakes Symposium on VLSI, page 283-288. ACM, (2011)Session 26 overview: Nyquist-rate converters: Data converters subcommittee., and . ISSCC, page 456-457. IEEE, (2015)Power-efficient amplifier frequency compensation for continuous-time delta-sigma modulators., , and . MWSCAS, page 562-565. IEEE, (2013)16-channel oversampled analog-to-digital converter., , and . IEEE J. Solid State Circuits, 29 (9): 1077-1085 (September 1994)A 2.9-mW 11-b 20-MS/s pipelined ADC with dual-mode-based digital background calibration., , and . ESSCIRC, page 269-272. IEEE, (2012)A 6.4-GS/s 1-GHz BW Continuous-Time Pipelined ADC with Time-Interleaved Sub-ADC-DAC Achieving 61.7-dB SNDR in 16-nm FinFET., , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)Sniff-SAR: A 9.8fJ/c.-s 12b secure ADC with detectiondriven protection against power and EM side-channel attack., , and . CICC, page 1-2. IEEE, (2023)A Continuous-Time Sturdy-MASH ΔΣ Modulator in 28 nm CMOS., , and . IEEE J. Solid State Circuits, 50 (12): 2880-2890 (2015)A 450 MS/s 10-bit time-interleaved zero-crossing based ADC., and . CICC, page 1-4. IEEE, (2011)S2ADC: A 12-bit, 1.25MS/s Secure SAR ADC with Power Side-Channel Attack Resistance., , and . CICC, page 1-4. IEEE, (2020)