Author of the publication

A SRAM-saving two-stage storage strategy for the coefficients memories in HEVC encoders.

, , , and . ASICON, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A control scheme for a 65nm 32×32b 4-read 2-write register file., , , , and . ASICON, page 739-742. IEEE, (2011)Motion artifact removal based on ICA for ambulatory ECG monitoring., , , , and . ASICON, page 1-4. IEEE, (2015)A low-cost SoC implementation of AES algorithm for bio-signals., , , , and . ASICON, page 1-4. IEEE, (2015)A SIMD multiplier-accumulator design for pairing cryptography., , , and . ASICON, page 1-4. IEEE, (2015)A lifting-based 2-D discrete wavelet transform architecture for data compression of bio-potential signals., , , , and . ASICON, page 1-4. IEEE, (2015)Parallel implementation of AES on 2.5D multicore platform with hardware and software co-design., , , , , and . ASICON, page 1-4. IEEE, (2015)A high speed reconfigurable face detection architecture., , , and . ASICON, page 83-86. IEEE, (2011)An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture., , , , , and . ASICON, page 389-392. IEEE, (2011)A multi-mode 1-V DAC+filter in 65-nm CMOS for reconfigurable (GSM, TD-SCDMA and WCDMA) transmitters., , , , and . ASICON, page 504-507. IEEE, (2011)A low power 1.0 GHz VCO in 65nm-CMOS LP-process., , , and . ASICON, page 1006-1009. IEEE, (2011)