( en | de | ru )

 

Disambiguation of "Maundy, Brent"

Author of the publication

copydeleteadd this publication to your clipboard
Correlation Between the Theory of Lissajous Figures and the Generation of Pinched Hysteresis Loops in Nonlinear Circuits.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (7): 2606-2614 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Brent Huisman

Brent Dingle

Brent Sörensen

Brent Longstaff

Helga Brentjes

 

Other publications of authors with the same name

Differential Time Signaling Data-Link Architecture., , , and . J. Signal Process. Syst., 70 (1): 21-37 (2013)Practical voltage/current-controlled grounded resistor with dynamic range extension., , and . IET Circuits Devices Syst., 2 (2): 201-206 (2008)A novel current-mode instrumentation amplifier based on operational floating current conveyor., , , and . IEEE Trans. Instrum. Meas., 54 (5): 1941-1949 (2005)General First and Second Order Current-Mode Building Blocks., , and . ISCAS, page 385-388. IEEE, (1994)On a class of pseudo-logarithmic amplifiers suitable for use with digitally switched resistors., , and . I. J. Circuit Theory and Applications, 36 (1): 81-108 (2008)Accurate time domain extraction of supercapacitor fractional-order model parameters., , and . ISCAS, page 2259-2262. IEEE, (2013)Correlation Between the Theory of Lissajous Figures and the Generation of Pinched Hysteresis Loops in Nonlinear Circuits., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (7): 2606-2614 (2019)Approximation of the Fractional-Order Laplacian sα as a Weighted Sum of First-Order High-Pass Filters., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (8): 1114-1118 (2018)Generalized Non-Integer Order Multi-Phase Sinusoidal Oscillator Designs., , , and . ICECS 2022, page 1-4. IEEE, (2022)VLSI implementation of an automatic Q tuning system., and . ACM Great Lakes Symposium on VLSI, page 260-265. ACM, (2004)