( en | de | ru )

 

Disambiguation of "Inoue, Koji"

Author of the publication

copydeleteadd this publication to your clipboard
A flexible hardware barrier mechanism for many-core processors.

, , , , and . ASP-DAC, page 61-68. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Koji Kameo

Koji Onoda

Koji Ota

Tomoko Kojima

Hajime Kojima

 

Other publications of authors with the same name

Semi-autonomous avatar enabling unconstrained parallel conversations -seamless hybrid of WOZ and autonomous dialogue systems-., , , , and . Adv. Robotics, 35 (11): 657-663 (2021)An integrated optical parallel adder as a first step towards light speed data processing., , , , and . ISOCC, page 123-124. IEEE, (2016)Task mapping techniques for embedded many-core SoCs., , , , , and . ISOCC, page 204-207. IEEE, (2012)Annotation and analysis of listener's engagement based on multi-modal behaviors., , , , and . MA3HMI@ICMI, page 25-32. ACM, (2016)SMYLE Project: Toward high-performance, low-power computing on manycore-processor SoCs.. ASP-DAC, page 558-560. IEEE, (2013)Energy Efficient Runahead Execution on a Tightly Coupled Heterogeneous Core., , and . HPC Asia, page 207-216. ACM, (2020)An Integrated Temporal Partitioning and Mapping Framework for Handling Custom Instructions on a Reconfigurable Functional Unit., , , , , and . Asia-Pacific Computer Systems Architecture Conference, volume 4186 of Lecture Notes in Computer Science, page 219-230. Springer, (2006)Design space exploration for a coarse grain accelerator., , , , and . ASP-DAC, page 685-690. IEEE, (2008)Custom Instruction Generation Using Temporal Partitioning Techniques for a Reconfigurable Functional Unit., , , , , and . EUC, volume 4096 of Lecture Notes in Computer Science, page 722-731. Springer, (2006)Design of Variable Bit-Width Arithmetic Unit Using Single Flux Quantum Device., , , , , , , , , and 2 other author(s). ISCAS, page 3547-3551. IEEE, (2022)