( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hardware implementation of convolutional STDP for on-line visual feature learning.

, , , и . ISCAS, стр. 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Yousefzadeh, Amirreza
add a person with the name Yousefzadeh, Amirreza
 

Другие публикации лиц с тем же именем

Delta Activation Layer exploits temporal sparsity for efficient embedded video processing., и . IJCNN, стр. 1-10. IEEE, (2022)SpArNet: Sparse Asynchronous Neural Network execution for energy efficient inference., , , , и . AICAS, стр. 256-260. IEEE, (2020)Live demonstration: Multiplexing AER asynchronous channels over LVDS links with flow-control and clock-correction for scalable neuromorphic systems., , , , , , , , и . ISCAS, стр. 1. IEEE, (2017)Fast Pipeline 128×128 pixel spiking convolution core for event-driven vision processing in FPGAs., , и . EBCCSP, стр. 1-8. IEEE, (2015)Asynchronous Spiking Neurons, the Natural Key to Exploit Temporal Sparsity., , , , , , , , , и 1 other автор(ы). IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (4): 668-678 (2019)Multiplexing AER asynchronous channels over LVDS links with flow-control and clock-correction for scalable neuromorphic systems., , , , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)NeuronFlow: A Hybrid Neuromorphic - Dataflow Processor Architecture for AI Workloads., , , , , , , , , и . AICAS, стр. 1-5. IEEE, (2020)Open the box of digital neuromorphic processor: Towards effective algorithm-hardware co-design., , , , , , , , и . ISCAS, стр. 1-5. IEEE, (2023)Hardware implementation of convolutional STDP for on-line visual feature learning., , , и . ISCAS, стр. 1-4. IEEE, (2017)Hardware-aware training of models with synaptic delays for digital event-driven neuromorphic processors., , , , , , , , и . CoRR, (2024)