( en | de | ru )

 

Disambiguation of "Fey, Dietmar"

Author of the publication

copydeleteadd this publication to your clipboard
Hyper Dimensional Computing with Ferroelectric Tunneling Junctions.

, , , , , and . NANOARCH, page 3:1-3:2. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dietmar Fey

Dietmar Fey

Dietmar Fey

Franziska Fey

Hermann Fey

 

Other publications of authors with the same name

Autonomous Driving in the Curriculum of Computer Architecture., , , and . EWME, page 11-16. IEEE, (2018)A Time-based Sensing Scheme for Multi-level Cell (MLC) Resistive RAM., and . NORCAS, page 1-6. IEEE, (2019)System Architecture for Network-Attached FPGAs in the Cloud using Partial Reconfiguration., , , , , and . FPL, page 293-300. IEEE, (2019)Multi-level memristive voltage divider: programming scheme trade-offs., , and . MEMSYS, page 259-268. ACM, (2018)Bridging the Gap between High-Performance, Cloud and Service-Oriented Computing., , and . FAS*W@SASO/ICAC, page 68-69. IEEE, (2019)Carry-free Addition in Resistive RAM Array: n-bit Addition in 22 Memory Cycles., and . ISVLSI, page 157-163. IEEE, (2021)Direct state transfer in MLC based memristive ReRAM devices for ternary computing., and . ECCTD, page 1-5. IEEE, (2020)Comparative study of usefulness of FeFET, FTJ and ReRAM technology for ternary arithmetic., , and . ICECS, page 1-6. IEEE, (2021)EasyHBM: Simple and Fast HBM Access for FPGAs Using High-Level-Synthesis., , , , and . SAMOS, volume 13511 of Lecture Notes in Computer Science, page 43-57. Springer, (2022)Fault Tolerance in Heterogeneous Automotive Real-time Systems., , , and . Echtzeit, page 73-82. Springer, (2021)