From post

14.3 15fJ/b static physically unclonable functions for secure chip identification with <2% native bit instability and 140× Inter/Intra PUF hamming distance separation in 65nm.

, , и . ISSCC, стр. 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Conditional push-pull pulsed latches with 726fJ·ps energy-delay product in 65nm CMOS., , , и . ISSCC, стр. 482-484. IEEE, (2012)Fully Synthesizable, Rail-to-Rail Dynamic Voltage Comparator for Operation down to 0.3 V., , и . ISCAS, стр. 1-5. IEEE, (2018)Efficient and Accurate Models of Output Transition Time in CMOS Logic., , и . ICECS, стр. 1264-1267. IEEE, (2007)Analysis of the impact of random process variations in CMOS tapered buffers., , и . ICECS, стр. 57-60. IEEE, (2009)Energy evaluation in RLC tree circuits with exponential input., , и . ICECS, стр. 578-581. IEEE, (2008)Analysis of the impact of process variations on static logic circuits versus fan-in., , и . ICECS, стр. 137-140. IEEE, (2008)Modeling of Delay Variability Due to Supply Variations in Pass-Transistor and Static Full Adders., и . ICECS, стр. 518-521. IEEE, (2006)A closed-form energy model for VLSI circuits under wide voltage scaling., и . ICECS, стр. 548-551. IEEE, (2016)Leakage Power Analysis attacks: Effectiveness on DPA resistant logic styles under process variations., , , , и . ISCAS, стр. 2043-2046. IEEE, (2011)Analysis of layout density in FinFET standard cells and impact of fin technology.. ISCAS, стр. 3204-3207. IEEE, (2010)