( en | de | ru )

 

Disambiguation of "Paolucci, Pier Stanislao"

Author of the publication

copydeleteadd this publication to your clipboard
NaNet: a flexible and configurable low-latency NIC for real-time trigger systems based on GPUs.

, , , , , , , , , , , , and . CoRR, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stanislao Morgera

Waltraud Pier

Waltraud Pier

Arnold Pier

Bernhard Pier

 

Other publications of authors with the same name

Finite difference approximation to the shallow water equations on a quasi-uniform spherical grid., , and . HPCN Europe, volume 919 of Lecture Notes in Computer Science, page 741-747. Springer, (1995)The INFN COSA Project: Low-Power Computing and Storage., , , , , , , , , and 9 other author(s). PARCO, volume 32 of Advances in Parallel Computing, page 770-779. IOS Press, (2017)GPU Peer-to-Peer Techniques Applied to a Cluster Interconnect., , , , , , , , , and 4 other author(s). IPDPS Workshops, page 806-815. IEEE, (2013)Gaussian and Exponential Lateral Connectivity on Distributed Spiking Neural Network Simulation., , , , , , , , , and 3 other author(s). PDP, page 658-665. IEEE Computer Society, (2018)The ExaNeSt Project: Interconnects, Storage, and Packaging for Exascale Systems., , , , , , , , , and 17 other author(s). DSD, page 60-67. IEEE Computer Society, (2016)Two-compartment neuronal spiking model expressing brain-state specific apical-amplification, -isolation and -drive regimes., , , , , , , and . CoRR, (2023)Thalamo-cortical spiking model of incremental learning combining perception, context and NREM-sleep-mediated noise-resilience., , , , , , , and . CoRR, (2020)TEXTAROSSA: Towards EXtreme scale Technologies and Accelerators for euROhpc hw/Sw Supercomputing Applications for exascale., , , , , , , , , and 41 other author(s). DSD, page 286-294. IEEE, (2021)Large Scale Low Power Computing System - Status of Network Design in ExaNeSt and EuroExa Projects., , , , , , , , , and 3 other author(s). PARCO, volume 32 of Advances in Parallel Computing, page 750-759. IOS Press, (2017)The Next Generation of Exascale-Class Systems: The ExaNeSt Project., , , , , , , , , and 8 other author(s). DSD, page 510-515. IEEE Computer Society, (2017)