( en | de | ru )

 

Disambiguation of "Basu, Arindam"

Author of the publication

copydeleteadd this publication to your clipboard
Unsupervised learning of event-based image recordings using spike-timing-dependent plasticity.

, and . IJCNN, page 1840-1846. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Arindam Chatterjee

Arindam Khan

Ratna Basu

Ananda Basu

Sumit Basu

 

Other publications of authors with the same name

Robust doublet STDP in a floating-gate synapse., and . IJCNN, page 4296-4301. IEEE, (2014)Towards Intelligent Intracortical BMI (i2BMI): Low-Power Neuromorphic Decoders That Outperform Kalman Filters., , , , and . IEEE Trans. Biomed. Circuits Syst., 13 (6): 1615-1624 (2019)Hardware and software infrastructure for a family of floating-gate based FPAAs., , , , , , , , and . ISCAS, page 2794-2797. IEEE, (2010)RASP 2.8: A new generation of floating-gate based field programmable analog array., , , , , , , and . CICC, page 213-216. IEEE, (2008)A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current., and . IEEE Trans. Very Large Scale Integr. Syst., 19 (6): 953-962 (2011)Prospects for Analog Circuits in Deep Networks., , and . CoRR, (2021)Reconfigurable Leakage-based Weak PUF in 65nm CMOS with 0.63% instability., and . ISCAS, page 1-5. IEEE, (2023)A 75kb SRAM in 65nm CMOS for In-Memory Computing Based Neuromorphic Image Denoising., , and . ISCAS, page 1-5. IEEE, (2020)Reducing Temperature Induced Unreliability in Sub-Threshold Strong PUFs through Circuit Modeling., , , and . ISCAS, page 1-5. IEEE, (2020)DELTRON: Neuromorphic architectures for delay based learning., , , and . APCCAS, page 304-307. IEEE, (2012)