Author of the publication

Neuromorphic Computing based on Resistive RAM.

, , , , , and . ACM Great Lakes Symposium on VLSI, page 311-315. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Circuit Design Challenges in Computing-in-Memory for AI Edge Devices., , , , , , , , , and 1 other author(s). ASICON, page 1-4. IEEE, (2019)ACCLAIM: An End-to-End SystemC-AMS Simulation Framework for Analog In-Memory-Computing., , , , , , and . ICTA, page 134-135. IEEE, (2023)Improving the accuracy of neural networks in analog computing-in-memory systems by analog weight., , and . ICPR, page 2971-2978. IEEE, (2022)Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis., , , , , , , and . DAC, page 140. ACM, (2019)Building Towards "Invisible Cloak": Robust Physical Adversarial Attack on YOLO Object Detector., , , , , , , and . UEMCON, page 368-374. IEEE, (2018)Extending 1kb RRAM array from weak PUF to strong PUF by employment of SHA module., , , , and . AsianHOST, page 67-72. IEEE Computer Society, (2017)Reliability Perspective on Neuromorphic Computing Based on Analog RRAM., , , , , , , , , and 1 other author(s). IRPS, page 1-4. IEEE, (2019)A 16 Mb RRAM test chip based on analog power system with tunable write pulses., , , and . NVMTS, page 1-3. IEEE, (2015)Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (8): 1662-1671 (2021)Array-level boosting method with spatial extended allocation to improve the accuracy of memristor based computing-in-memory chips., , , , , and . Sci. China Inf. Sci., (2021)