( en | de | ru )

 

Disambiguation of "Jiménez, Daniel A."

Author of the publication

copydeleteadd this publication to your clipboard
A decoupled KILO-instruction processor.

, , , , and . HPCA, page 53-64. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel Arturo Muñoz Jiménez

Raúl Jiménez

Carlos Jiménez

Víctor Jiménez

Alejandro Jiménez

 

Other publications of authors with the same name

The impact of cache inclusion policies on cache management techniques., and . MEMSYS, page 428-438. ACM, (2019)Combining Edge Vector and Event Counter for Time-Dependent Power Behavior Characterization., , and . Trans. High Perform. Embed. Archit. Compil., (2009)Whisper: Profile-Guided Branch Misprediction Elimination for Data Center Applications., , , , , , and . MICRO, page 19-34. IEEE, (2022)Insertion and promotion for tree-based PseudoLRU last-level caches.. MICRO, page 284-296. ACM, (2013)Fast Path-Based Neural Branch Prediction.. MICRO, page 243-252. IEEE Computer Society, (2003)The Camino Compiler infrastructure., , , and . SIGARCH Comput. Archit. News, 33 (5): 3-8 (2005)Reducing network-on-chip energy consumption through spatial locality speculation., , , , and . NOCS, page 233-240. ACM/IEEE Computer Society, (2011)Controlling the Power and Area of Neural Branch Predictors for Practical Implementation in High-Performance Processors., and . SBAC-PAD, page 55-62. IEEE Computer Society, (2006)Flexible associativity for DRAM caches., , , , and . CF, page 88-96. ACM, (2018)B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors., , , , , and . MICRO, page 623-634. IEEE Computer Society, (2014)