( en | de | ru )

 

Disambiguation of "Hajj, Ibrahim N."

Author of the publication

copydeleteadd this publication to your clipboard
Analytical Expressions for Power Dissipation of Macro-blocks in DSP Architectures.

, , and . VLSI Design, page 358-. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ibrahim Ak n

n n n

Hayssam Hajj

Nady Hajj

Youssef Hajj Shehadeh

 

Other publications of authors with the same name

Estimation of state line statistics in sequential circuits., , and . ACM Trans. Design Autom. Electr. Syst., 7 (3): 455-473 (2002)High-performance bidirectional repeaters., and . ACM Great Lakes Symposium on VLSI, page 53-58. ACM, (2000)An optimization technique for dual-output domino logic., , and . ISLPED, page 258-260. ACM, (1999)Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits., , and . ISCAS, page 435-438. IEEE, (1994)Monte-Carlo approach for power estimation in sequential circuits., , and . ED&TC, page 416-420. IEEE Computer Society, (1997)Architectural and compiler techniques for energy reduction in high-performance microprocessors., , , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (3): 317-326 (2000)Analytical estimation of signal transition activity from word-level statistics., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 718-733 (1997)An analytical model for delay and crosstalk estimation in interconnects under general switching conditions., and . ICECS, page 831-834. IEEE, (2000)Post-Route Gate Sizing for Crosstalk Noise Reduction., , , , , , and . ISQED, page 171-176. IEEE Computer Society, (2003)A Fast Coupling Aware Delay Estimation Scheme Based on Simplified Circuit Model., and . ISQED, page 133-138. IEEE Computer Society, (2001)