( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis.

, и . DAC, стр. 303-308. ACM Press, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Byron Cosmidis

Byron Chalidis

Byron Katsaros

Byron Katsaros

Byron Protopsaltis

 

Другие публикации лиц с тем же именем

Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses., , , и . DATE, стр. 628-633. IEEE Computer Society, (2002)An efficient methodology for extraction and simulation of transmission lines for application specific electronic modules., , , , , , и . ICCAD, стр. 58-65. IEEE Computer Society / ACM, (1993)Spatially distributed 3D circuit models., , , и . DAC, стр. 153-158. ACM, (2005)Performance analysis of deep sub micron VLSI circuits in the presence of self and mutual inductance., , , и . ISCAS (4), стр. 197-200. IEEE, (2002)A realizable driving point model for on-chip interconnect with inductance., и . DAC, стр. 190-195. ACM, (2000)Transmission Line Synthesis., , , и . DAC, стр. 358-363. ACM Press, (1995)Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis., и . DAC, стр. 303-308. ACM Press, (1998)R(f)L(f)C coupled noise evaluation of an S/390 microprocessor chip., , , , , , , и . CICC, стр. 237-240. IEEE, (2001)Modeling and Design of Chip-Package Interface., , , и . ISQED, стр. 6. IEEE Computer Society, (2005)Realizable reduction of RLC circuits using node elimination., , , , и . ISCAS (3), стр. 494-497. IEEE, (2003)