( en | de | ru )

 

Disambiguation of "Zhou, Jianjun"

Author of the publication

copydeleteadd this publication to your clipboard
An 8 GHz real-time temperature-compensated PLL with 20.8 ppm/°C temperature coefficient for SerDes applications.

, , , and . Microelectron. J., (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jianjun Yang

Zhou Zhou

Zhou Zhou

Jianjun Tao

Jianjun Wang

 

Other publications of authors with the same name

Sensor Reliability Evaluation Scheme for Target Classification Using Belief Function Theory., , and . Sensors, 13 (12): 17193-17221 (2013)A highly linear wideband variable gain CMOS balun-LNA., , , and . ASICON, page 866-869. IEEE, (2011)A high speed, high conversion gain RF envelope detector for SRO-receivers., , and . MWSCAS, page 1029-1032. IEEE, (2019)Gain-boosted Complementary Dynamic Residue Amplifier for a 160 MS/s 61 dB SNDR Noise-Shaping SAR ADC., , and . MWSCAS, page 141-144. IEEE, (2018)Linear range extensible Phase Frequency Detector and Charge Pump for fast frequency acquisition., , , and . ISCAS, page 985-988. IEEE, (2011)A 28 Gb/s 2-Tap FFE Source-Series-Terminated Transmitter in 22 nm CMOS FDSOI., , , and . ISCAS, page 1-4. IEEE, (2018)A 372 μW 10 kHz-BW 109.2 dB-SNDR Nested Delta-Sigma Modulator Using Hysteresis-Comparison MSB-Pass Quantization., , , and . IEEE J. Solid State Circuits, 58 (9): 2554-2563 (September 2023)Low jitter clock driver for high-performance pipeline ADC., , and . ASICON, page 1-4. IEEE, (2013)An area-efficient dual-channel RF receiver for GPS-L1/Galileo-E1/Compass-B1., , , and . ASICON, page 1026-1029. IEEE, (2011)A low-noise WCDMA transmitter with 25%-duty-cycle LO generator in 65nm CMOS., , , and . ASICON, page 1034-1037. IEEE, (2011)