( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Prototyping and Programming Tightly Coupled Accelerators.

, , , и . PARCO, том 19 из Advances in Parallel Computing, стр. 720-727. IOS Press, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jürgen Stötzer

Gudrun Stötzer

Walter Stötzer

Siegfried Stötzer

Ursula Stötzer

 

Другие публикации лиц с тем же именем

Prototyping and Programming Tightly Coupled Accelerators., , , и . PARCO, том 19 из Advances in Parallel Computing, стр. 720-727. IOS Press, (2009)Implementation and Optimization of the OpenMP Accelerator Model for the TI Keystone II Architecture., , , и . IWOMP, том 8766 из Lecture Notes in Computer Science, стр. 202-214. Springer, (2014)Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture., , и . OM@PLDI, стр. 138-144. ACM, (2001)Introduction., , , , , и . Euro-Par, том 5704 из Lecture Notes in Computer Science, стр. 837-838. Springer, (2009)Affinity-based cluster assignment for unrolled loops., , и . ICS, стр. 107-116. ACM, (2002)OpenMP on the Low-Power TI Keystone II ARM/DSP System-on-Chip., , , , , , и . IWOMP, том 8122 из Lecture Notes in Computer Science, стр. 114-127. Springer, (2013)Exploiting DMA for Performance and Energy Optimized STREAM on a DSP., , , , , и . IPDPS Workshops, стр. 805-814. IEEE Computer Society, (2014)Modulo scheduling without overlapped lifetimes., и . LCTES, стр. 1-10. ACM, (2009)Modulo Scheduling for the TMS320C6x VLIW DSP Architecture., и . Workshop on Languages, Compilers, and Tools for Embedded Systems, стр. 28-34. ACM, (1999)Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions., , , и . HiPEAC, том 4917 из Lecture Notes in Computer Science, стр. 147-160. Springer, (2008)