( en | de | ru )

 

Disambiguation of "Gu, Jiangmin"

Author of the publication

copydeleteadd this publication to your clipboard
A novel hybrid pass logic with static CMOS output drive full-adder cell.

, , and . ISCAS (5), page 317-320. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jiangmin Hu

Xuewu Gu

Xiaogang Gu

Wei Gu

Hyosong Gu

 

Other publications of authors with the same name

A double-quadrature down-conversion mixer in 0.18 μm SiGe BiCMOS process., , , , , , and . ISOCC, page 246-249. IEEE, (2011)The Investigation of Source Field Plate on the Performance of pGaN Gate Device and Dual-Gate Bidirectional Switch using TCAD Simulation., , , , , , , , , and . ICICDT, page 148-151. IEEE, (2023)SiGe BiCMOS power amplifiers for 60GHz ISM band applications., , , , and . ISOCC, page 13-16. IEEE, (2011)Low voltage, low power (5: 2) compressor cell for fast arithmetic circuits., and . ICASSP (2), page 661-664. IEEE, (2003)Low power millimeter wave active sige sub-harmonic up-conversion mixer with ultra low driving power., , , , , , and . ICECS, page 511-514. IEEE, (2010)A novel covalent redundant binary Booth encoder., , , and . ISCAS (1), page 69-72. IEEE, (2005)Ultra low voltage, low power 4-2 compressor for high speed multiplications., and . ISCAS (5), page 321-324. IEEE, (2003)Ultra low power active 60 GHz Bi-CMOS down-conversion mixer., , , , , and . ISOCC, page 254-257. IEEE, (2011)An area efficient 64-bit square root carry-select adder for low power applications., , and . ISCAS (4), page 4082-4085. IEEE, (2005)An interconnect optimized floorplanning of a scalar product macrocell., , and . ISCAS (1), page 465-468. IEEE, (2002)