Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 24-Ch. Multi-Electrode Array Allowing Fast EIS to Determine Transepithelial Electrical Resistance., , , , , , and . BioCAS, page 1-4. IEEE, (2019)An array of fully-integrated quadrature TX/RX NMR field probes for MRI trajectory mapping., , , , , , , and . ESSCIRC, page 217-220. IEEE, (2016)A 232-Channel Epiretinal Stimulator ASIC., , , and . IEEE J. Solid State Circuits, 42 (12): 2946-2959 (2007)A 0.4-V Gm-C Proportional-Integrator-Based Continuous-Time ΔΣ Modulator With 50-kHz BW and 74.4-dB SNDR., , , , , and . IEEE J. Solid State Circuits, 53 (11): 3256-3267 (2018)Exploiting Weak PUFs From Data Converter Nonlinearity - E.g., A Multibit CT ΔΣ Modulator., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (7): 994-1004 (2016)Study of Compressed Sensing and Predictor Techniques for the Compression of Neural Signals under the Influence of Noise., and . EMBC, page 1102-1105. IEEE, (2018)A 0.9-V DAC-Calibration-Free Continuous-Time Incremental Delta-Sigma Modulator Achieving 97-dB SFDR at 2 MS/s in 28-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 57 (11): 3407-3417 (2022)Fundamental limits of jitter insensitivity in discrete and continuous-time sigma delta modulators., , and . ISCAS (1), page 1037-1040. IEEE, (2003)Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT Sigma Delta modulators., , and . ISCAS (1), page 1076-1079. IEEE, (2004)A hexagonal Field Programmable Analog Array consisting of 55 digitally tunable OTAs., , , , and . ISCAS, page 2897-2900. IEEE, (2008)