Author of the publication

Accelerated Chip-Level Thermal Analysis Using Multilayer Green's Function.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (2): 325-344 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Digital implementation of a virtual insect trained by spike-timing dependent plasticity., , , , , and . Integr., (2016)A Genetic Algorithm for the Steiner Problem in a Graph., and . EDAC-ETC-EUROASIC, page 402-406. IEEE Computer Society, (1994)An accurate interconnect thermal model using equivalent transmission line circuit., and . DATE, page 280-283. IEEE, (2009)A survey of DA techniques for PLD and FPGA based systems., and . Integr., 17 (3): 191-240 (1994)Guest Editorial Special Section On Impacts Of Emerging Technologies On VLSI Systems.. IEEE Trans. Very Large Scale Integr. Syst., 6 (1): 4-5 (1998)Coprocessor design for multilayer surface-mounted PCB routing., and . IEEE Trans. Very Large Scale Integr. Syst., 1 (1): 31-45 (1993)Tunneling-Based Cellular Nonlinear Network Architectures for Image Processing., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (4): 487-495 (2009)Accelerated Chip-Level Thermal Analysis Using Multilayer Green's Function., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (2): 325-344 (2007)A new built-in self-repair approach to VLSI memory yield enhancement by using neural-type circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (1): 124-136 (1993)Modified long channel model for analytical study of DSM circuits., and . ISCAS (5), page 541-544. IEEE, (2002)