Author of the publication

Improved Arithmetic Performance by Combining Stateful and Non-Stateful Logic in Resistive Random Access Memory 1T-1R Crossbars.

, , , , , and . Adv. Intell. Syst., (March 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Memory Devices: Energy-Space-Time Tradeoffs., , , , , , , and . Proc. IEEE, 98 (12): 2185-2200 (2010)The influence of interfacial (sub)oxide layers on the properties of pristine resistive switching devices., , , , , and . NVMTS, page 1-4. IEEE, (2018)Controllability of multi-level states in memristive device models using a transistor as current compliance during SET operation., , , and . IJCNN, page 1-8. IEEE, (2015)A Complementary Resistive Switch-Based Crossbar Array Adder., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (1): 64-74 (2015)NeuroHammer: Inducing Bit-Flips in Memristive Crossbar Memories., , , , , , , , and . DATE, page 1181-1184. IEEE, (2022)Integration of Physics-Derived Memristor Models with Machine Learning Frameworks., , , and . IEEECONF, page 1142-1146. IEEE, (2022)Experimental Verification of Uncoupled Memristive Cellular Nonlinear Network by Processing the EDGE Detection Task., , , , , , , , , and . NANOARCH, page 36:1-36:7. ACM, (2023)Exploring Multi-Valued Logic and its Application in Emerging Post-CMOS Technologies., , , , , , , , , and . NANOARCH, page 30:1-30:7. ACM, (2023)Performance Analysis of Memristive-CNN based on a VCM Device Model., , , , and . ISCAS, page 1184-1188. IEEE, (2022)Memristive Device Modeling and Circuit Design Exploration for Computation-in-Memory., , , and . ISCAS, page 1-5. IEEE, (2019)