Author of the publication

A Weight-Reload-Eliminated Compute-in-Memory Accelerator for 60 fps 4K Super-Resolution.

, , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1179-1183 (March 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Pareto Frequency-Aware Power Side-Channel Countermeasure Exploration on CNN Systolic Array., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1124-1128 (March 2023)Bit-Aware Fault-Tolerant Hybrid Retraining and Remapping Schemes for RRAM-Based Computing-in-Memory Systems., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3144-3148 (2022)Adversarial Testing: A Novel On-Line Testing Method for Deep Learning Processors., , , , and . ATS, page 1-6. IEEE, (2023)XORiM: A case of in-memory bit-comparator implementation and its performance implications., , , and . ASP-DAC, page 349-354. IEEE, (2018)CAP: Communication-Aware Automated Parallelization for Deep Learning Inference on CMP Architectures., , , , , and . IEEE Trans. Computers, 71 (7): 1626-1639 (2022)Communication-aware Quantization for Deep Learning Inference Parallelization on Chiplet-based Accelerators., , , , , and . ICPADS, page 1123-1130. IEEE, (2023)A Weight-Reload-Eliminated Compute-in-Memory Accelerator for 60 fps 4K Super-Resolution., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1179-1183 (March 2023)Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture., , , and . DATE, page 1172-1177. IEEE, (2019)