( en | de | ru )

 

Disambiguation of "Jain, Animesh"

Author of the publication

copydeleteadd this publication to your clipboard
Architectural support for convolutional neural networks on modern CPUs.

, , , , and . PACT, page 16:1-16:13. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Animesh Yadav

Animesh Das

Animesh Patcha

Animesh Bhattacharya

Animesh Garg

 

Other publications of authors with the same name

Architectural support for convolutional neural networks on modern CPUs., , , , and . PACT, page 16:1-16:13. ACM, (2018)Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting., , , and . MICRO, page 23:1-23:12. IEEE Computer Society, (2016)High-radix on-chip networks with low-radix routers., , and . ICCAD, page 289-294. IEEE, (2014)Gist: Efficient Data Encoding for Deep Neural Network Training., , , , and . ISCA, page 776-789. IEEE Computer Society, (2018)Proctor: Detecting and Investigating Interference in Shared Datacenters., , , , and . ISPASS, page 76-86. IEEE Computer Society, (2018)Iterative Activation-based Structured Pruning., , and . CoRR, (2022)UNIT: Unifying Tensorized Instruction Compilation., , , , , and . CGO, page 77-89. IEEE, (2021)Adaptive Activation-based Structured Pruning., , and . CoRR, (2022)Knowledge Distillation via Module Replacing for Automatic Speech Recognition with Recurrent Neural Network Transducer., , , , , , and . INTERSPEECH, page 4436-4440. ISCA, (2022)Surmounting Challenges in the Design of Low Power Real Time Clock IP for Advanced FinFET Technology Nodes., , , , , and . VLSID, page 157-162. IEEE, (2023)