( en | de | ru )

 

Disambiguation of "Fan, Dongrui"

Author of the publication

copydeleteadd this publication to your clipboard
Accelerating Sparse Convolutional Neural Networks Based on Dataflow Architecture.

, , , , , , and . ICA3PP (2), volume 12453 of Lecture Notes in Computer Science, page 14-31. Springer, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dongrui Deng

Hua Fan

Fan Zhang

Fan Dai

Min Fan

 

Other publications of authors with the same name

Circuit implementation of floating point range reduction for trigonometric functions., , , , , and . ISCAS, page 3010-3013. IEEE, (2007)Simple and Efficient Heterogeneous Graph Neural Network., , , , and . AAAI, page 10816-10824. AAAI Press, (2023)Streamline Ring ORAM Accesses through Spatial and Temporal Optimization., , , , , , and . HPCA, page 14-25. IEEE, (2021)A High-accurate Multi-objective Exploration Framework for Design Space of CPU., , , , , , , and . DAC, page 1-6. IEEE, (2023)Instruction Vulnerability Test and Code Optimization Against DVFS Attack., , , , , , , and . ITC-Asia, page 49-54. IEEE, (2019)Preliminary Investigation of Accelerating Molecular Dynamics Simulation on Godson-T Many-Core Processor., , , , , , and . Euro-Par Workshops, volume 6586 of Lecture Notes in Computer Science, page 349-356. Springer, (2010)Simplified Multi-Ported Cache in High Performance Processor., and . IEEE NAS, page 9-14. IEEE Computer Society, (2007)WEAVER: An Energy Efficient, General-Purpose Acceleration Architecture for String Operations in Big Data Applications., , , , , , and . ISPA/IUCC/BDCloud/SocialCom/SustainCom, page 47-54. IEEE, (2018)High Performance Matrix Multiplication on Many Cores., , , , and . Euro-Par, volume 5704 of Lecture Notes in Computer Science, page 948-959. Springer, (2009)Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture., , , , and . DAC, page 115. ACM, (2019)