( en | de | ru )

 

Disambiguation of "Watanabe, Takahiro"

Author of the publication

copydeleteadd this publication to your clipboard
Triple Module Redundancy of a Laser Array Driver Circuit for Optically Reconfigurable Gate Arrays.

, and . ARC, volume 7199 of Lecture Notes in Computer Science, page 163-173. Springer, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takahiro Kato

Wataru Watanabe

Takahiro Moriyama

Takahiro Nishiyama

Takahiro Kirihara

 

Other publications of authors with the same name

Realizability of Score Sequence Pair of an (r1l, r12, r22)-Tournament., , and . APCCAS, page 1019-1022. IEEE, (2006)An FPGA Connect6 Solver with a two-stage pipelined evaluation., , , , , , , , , and . FPT, page 1-4. IEEE, (2011)An Efficient Highly Adaptive and Deadlock-Free Routing Algorithm for 3D Network-on-Chip., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (7): 1334-1344 (2016)Identifying contents page of documents., , and . ICPR, page 696-700. IEEE Computer Society, (1996)A Traffic-Robust Routing Algorithm for Network-on-Chip Systems., , , and . MCSoC, page 209-216. IEEE, (2019)An RFID-based multi-service system for supporting conference events., , , , , and . AMT, page 435-439. IEEE, (2005)PDA-HyPAR: Path-diversity-aware hybrid planar adaptive routing algorithm for 3D NoCs., , , and . ISQED, page 131-137. IEEE, (2018)Efficient GA Approach Combined with Taguchi Method for Mixed Constrained Circuit Design., , , and . ICCSA Workshops, page 290-293. IEEE Computer Society, (2011)A behavior-based reconfigurable cache for the low-power embedded processor., , and . ASICON, page 1-5. IEEE, (2011)Construction of an (r11, r12, r22)-Tournament from a Score Sequence Pair., , and . ISCAS, page 3403-3406. IEEE, (2007)