( en | de | ru )

 

Disambiguation of "Umeda, Yohtaro"

Author of the publication

copydeleteadd this publication to your clipboard
Inverse pulse position modulation schemes for simultaneous visible light wireless information and power transfer.

, , , and . ITNAC, page 1-6. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Umeda, Yohtaro
add a person with the name Umeda, Yohtaro
 

Other publications of authors with the same name

Inverse pulse position modulation schemes for simultaneous visible light wireless information and power transfer., , , and . ITNAC, page 1-6. IEEE Computer Society, (2017)Performance for MAC Level Channel Capacity in Cognitive Radio with Carrier Sense Multiple Access and Transmitting Power Control., , , and . VTC Fall, page 1-5. IEEE, (2011)A study of cooperative communication with consideration of power loss caused by relay abortion., , and . ISWCS, page 531-535. IEEE, (2009)Variable multi-pulse PPM using new dimming control method for visible light communications., , and . ISITA, page 80-84. IEEE, (2014)Comparison between Quadrature-modulation EPWM transmitters with a 90° and 180° hybrid in physical models., and . ICECS, page 647-648. IEEE, (2018)Phase Rotation for Constructing Uniform Frequency Spectrum in IFDMA Communication., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (12): 2672-2681 (2010)Performance Evaluation of Multiuser Digital Color Shift Keying Using Pseudo-Noise Code with On-Off Signaling., , and . CANDAR, page 147-153. IEEE Computer Society, (2016)BER performance of digital color shift keying with target color control., , , and . ICSPCS, page 1-6. IEEE, (2016)39 - 67 GHz CMOS Multistage Power Amplifier With Two-Way Power Stage., , , , and . ICICDT, page 61-63. IEEE, (2023)A 50 Gbps 49 mW CMOS Analog Multiplexer for a DAC Bandwidth Tripler., , , , and . RWS, page 125-127. IEEE, (2022)