Author of the publication

SYMPHONY: A Fast Mixed Signal Simulator for BiMOS Analog/Digital Circuits.

, and . VLSI Design, page 403-407. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A new performance-driven global routing algorithm for gate array., , and . VLSI, volume A-42 of IFIP Transactions, page 321-330. North-Holland, (1993)A Dynamic and Efficient Representation of Building-Block Layout., , and . DAC, page 376-384. IEEE Computer Society Press / ACM, (1987)Basic Circuit Theory, and . Tate McGrawHill, New Delhi, (2010)Performance-Driven Steiner Tree Algorithm for Global Routing., , , , and . DAC, page 177-181. ACM Press, (1993)SWEC: a Step Wise Equivalent Conductance timing simulator for CMOS VLSI circuits., , and . EURO-DAC, page 142-148. EEE Computer Society, (1991)Accurate reduced RL model for frequency dependent transmission lines., and . ICECS, page 761-764. IEEE, (2002)Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (5): 828-837 (1987)Design methodology of high performance on-chip global interconnect using terminated transmission-line., , , , , , , and . ISQED, page 451-458. IEEE Computer Society, (2009)A spacing algorithm for performance enhancement and cross-talk reduction., , and . ICCAD, page 697-702. IEEE Computer Society / ACM, (1993)Post global routing crosstalk risk estimation and reduction., , and . ICCAD, page 302-309. IEEE Computer Society / ACM, (1996)