( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1.8-V 3.6-mW 2.4-GHz fully integrated CMOS frequency synthesizer for IEEE 802.15.4.

, , , , , и . VLSI-SoC, стр. 387-391. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Zié Yeo

Inho Yeo

Fuangpet Kiativesi-Koanantakul

Sirichai Kiattavorncharoen

Vichit Kiatsrichart

 

Другие публикации лиц с тем же именем

A low power millimetre-wave VCO in 0.18 µm SiGe BiCMOS technology., , , и . APCCAS, стр. 244-247. IEEE, (2012)2.5 A 2-to-6GHz Class-AB power amplifier with 28.4% PAE in 65nm CMOS supporting 256QAM., , и . ISSCC, стр. 1-3. IEEE, (2015)SiGe BiCMOS power amplifiers for 60GHz ISM band applications., , , , и . ISOCC, стр. 13-16. IEEE, (2011)A 2.1-GHz PLL with -80dBc/-74dBc reference spur based on aperture-phase detector and phase-to-analog converter., , , , , , и . A-SSCC, стр. 141-144. IEEE, (2011)RF CMOS low-phase-noise LC oscillator through memory reduction tail transistor., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (2): 85-90 (2004)An Energy-Aware CMOS Receiver Front End for Low-Power 2.4-GHz Applications., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (10): 2675-2684 (2010)An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (6): 1430-1440 (2008)0.77 fJ/bit/search Content Addressable Memory Using Small Match Line Swing and Automated Background Checking Scheme for Variation Tolerance., , , , , и . IEEE J. Solid State Circuits, 49 (7): 1487-1498 (2014)An Ultra-Low Power 900 MHz Intermediate Frequency Low Noise Amplifier For Low-Power RF Receivers., , и . SoCC, стр. 163-167. IEEE, (2020)Body-bootstrapped-buffer circuit for CMOS static power reduction., , , , и . APCCAS, стр. 842-845. IEEE, (2008)