( en | de | ru )

 

Disambiguation of "Casper, Jared"

Author of the publication

copydeleteadd this publication to your clipboard
A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware.

, , , , , and . CODES+ISSS, page 513-520. ACM, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jared Sonnicksen

Jared Wicks

Jared Miller

Jared Dulmage

Jared Leo

 

Other publications of authors with the same name

Transactional predication: high-performance concurrent sets and maps for STM., , , and . PODC, page 6-15. ACM, (2010)Deep Speech 2: End-to-End Speech Recognition in English and Mandarin., , , , , , , , , and 24 other author(s). CoRR, (2015)Deep Speech: Scaling up end-to-end speech recognition., , , , , , , , , and 1 other author(s). CoRR, (2014)FARM: A Prototyping Environment for Tightly-Coupled, Heterogeneous Architectures., , , , , and . FCCM, page 221-228. IEEE Computer Society, (2010)Deep Speech 2 : End-to-End Speech Recognition in English and Mandarin., , , , , , , , , and 29 other author(s). ICML, volume 48 of JMLR Workshop and Conference Proceedings, page 173-182. JMLR.org, (2016)A practical concurrent binary search tree., , , and . PPoPP, page 257-268. ACM, (2010)Hardware acceleration of database operations., and . FPGA, page 151-160. ACM, (2014)Reducing Activation Recomputation in Large Transformer Models, , , , , , and . (2022)A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware., , , , , and . CODES+ISSS, page 513-520. ACM, (2012)ATLAS: a chip-multiprocessor with transactional memory support., , , , , , and . DATE, page 3-8. EDA Consortium, San Jose, CA, USA, (2007)