Author of the publication

Area-efficient reed-solomon decoder design for optical communications.

, , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (6): 469-473 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Adaptive Chase-Pyndiah Algorithm for Turbo Product Codes., , , and . IEEE Commun. Lett., 27 (4): 1065-1069 (April 2023)A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator., , and . IEEE Trans. Circuits Syst., 67-I (10): 3484-3497 (2020)Column-Weighted Probabilistic GDBF Decoder for Irregular LDPC Codes., , , and . ISVLSI, page 1-6. IEEE, (2023)An FPGA-Based Reconfigurable CNN Training Accelerator Using Decomposable Winograd., , , and . ISVLSI, page 1-6. IEEE, (2023)A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA., , , and . ISVLSI, page 144-149. IEEE, (2021)Low-Latency Architecture for the Parallel Extended GCD Algorithm of Large Numbers., , and . ISCAS, page 1-5. IEEE, (2021)UCViT: Hardware-Friendly Vision Transformer via Unified Compression., , , and . ISCAS, page 2022-2026. IEEE, (2022)Efficient Inference of Large-Scale and Lightweight Convolutional Neural Networks on FPGA., , and . SoCC, page 168-173. IEEE, (2020)In-Memory Computing: The Next-Generation AI Computing Paradigm., , , , and . ACM Great Lakes Symposium on VLSI, page 265-270. ACM, (2020)Area-Efficient Error-Resilient Discrete Fourier Transformation Design using Stochastic Computing., , and . ACM Great Lakes Symposium on VLSI, page 33-38. ACM, (2016)