( en | de | ru )

 

Disambiguation of "Chopra, Kaviraj"

Author of the publication

copydeleteadd this publication to your clipboard
Victim Alignment in Crosstalk-Aware Timing Analysis.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 261-274 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Virendra Chopra

Anuj Chopra

Ananda Chopra

Martin Chopra

Sascha Chopra

 

Other publications of authors with the same name

CAD tools for variation tolerance., and . DAC, page 766. ACM, (2005)A Framework for Battery-Aware Sensor Management., , , and . DATE, page 962-967. IEEE Computer Society, (2004)Efficient Algorithms for Identifying the Minimum Leakage States in CMOS Combinational Logic., , and . VLSI Design, page 240-. IEEE Computer Society, (2004)Statistical Timing Based Optimization using Gate Sizing., , and . DATE, page 400-405. IEEE Computer Society, (2005)Statistical Performance Analysis Optimization of Digital Circuits.. University of Michigan, USA, (2008)Implicit pseudo boolean enumeration algorithms for input vector control., and . DAC, page 767-772. ACM, (2004)Circuit optimization using statistical static timing analysis., , , and . DAC, page 321-324. ACM, (2005)A new statistical max operation for propagating skewness in statistical timing analysis., , , and . ICCAD, page 237-243. ACM, (2006)Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation., , , , and . ICCAD, page 1023-1028. IEEE Computer Society, (2005)Victim Alignment in Crosstalk-Aware Timing Analysis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 261-274 (2010)